					١.	10-11-	2		
	G G	UTILITY		Attorney D	ocket No	P01,0367			
2		TENT APPLICATION			First Named Inventor or Application Identifier				
5	C .	TRANSMITTAL		Hong WAI		A ₂			
2	Only for ne	Ohly for new nonprovisional applications under 37 CFR 1.53(b) Expres			ss Mail Label No: EL843743020US				
	ADD RESS TO:	Assistant Commissione Box Patent Application Washington, DC 20231						JC903	
	See MPEP ch	APPLICATION ELEN apter 600 concerning utility pa		ntents.	AC	CCOMPA	NYING APPLICAT	TION PARTS	
	1. X Specification [Total Pages 31] 2. X Drawing(s) (35USC 113) [Total Pages 3] 3. X Declaration and Power of Attorney [Total Pages 3]			1	Assignment Papers (cover sheet & documentation) Honeywell International Inc.				
Ì				3]	6 Letter under 37 CFR 1.41(c).				
	a. <u>x</u>	Executed declaration			7	English Tra	inslation Document (if	applicable)	
	b Copy from prior application (37CFR 1.63(d)) (for continuation/divisional with Box 14 completed)			leted)	8 Information Disclosure Copies of IDS Statement (IDS)/PTO-1449				
i. <u>D</u>		i. <u>DELETION OF</u> Signed stateme	Note Box 4 Below] DELETION OF INVENTOR(S) Signed statement attached deleting Inventor(s) named in the prior application,		10. X Return Receipt Postcard (MPEP 503) (Should be specifically itemized)				
	4. Incorp	see 37 CFR 1.63(d)(2) and 1.33(b).		d)	11 Small Entity Statement filed in prior application. Statement(s) Status still proper and desired				
	The e	The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 3b.			12 Certified Coples of Priority Document(s)				
ļ	accon	accompanying application and is hereby incorporated by		у	13 Other:				
	14. If a CONTIN	UING APPLICATION, check	appropriate box and			information			
						incation No.	. /		
	-17 1000	(1)	(2)	LAIMS AS F		3)	//		
	100 101 101 101	FOR	NUMBER FIL	ED	NUM	IBER TRA	(4) RATE	(5) BASIC FEE \$740 00	
		TOTAL CLAIMS 20	30		1	10	\$18.00	180 00	
		INDEPENDENT CLAIMS 3	4			1	\$84.00	84.00	

				404.00	64.00
		ANY MULTIPLE DEPENDENT CLA ()YES (X) NO	NIMS?		
				TOTAL	
				FILING FEE ->	\$1004.00
<u>x</u>	The Commissioner is hereby authorized any overpayment to ACCOL	orized to charge any additional fo JNT NO. 501-519. A duplicate co	ees which may be req	uired in connection with closed.	this application, or

15. CORRESPONDENCE ADDRESS - CUSTOMER NUMBER 000128

A check in the amount of \$ 1004.00 to cover the filing fee is enclosed.

HONEYWELL INTERNATIONAL INC.

Law Department AB2 P.O. Box 2245

Morristown, NJ 07962-9896

SIGNATURE: 1905/819 U-11

DATE: <u>January 15, 2002</u>

CERTIFICATE OF MAILING

"Express Mail" Mailing Label Number EL 843743020 US

Date of Deposit:

January 15, 2002

I hereby certify that this correspondence is being deposited with the United States Postal "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to:

BOX PATENT APPLICATION Assistant Commissioner for Patents Washington, D.C. 20231

Case Number: P01,0367 (H0002254)

Inventor: Hong Wan

Patent Application:

"INTEGRATED MAGNETIC FIELD STRAP FOR SIGNAL ISOLATOR"

Signature of person mailing documents and fee

roug G. Shoraton

Technical Field of the Invention

The present invention relates to a magnetic signal isolator and, more particularly, to a magnetic field strap for an integrated signal isolator.

5

10

15

Background of the Invention

Signal isolators are typically used to isolate lower voltage circuits from relatively higher voltage circuits. For example, it is frequently desirable to isolate a group of sensors being operated in a relatively higher voltage range from processing being operated in a lower voltage range.

Transformers and optical systems have been used as signal isolators. Transformers are usually rather bulky devices when compared with other electronic components associated with integrated circuits. Therefore, transformers are provided externally of the integrated circuits with which they are used.

Optical isolation is usually accomplished by

20 modulating the signal emitted by an optical emitting device,
such as a light emitting diode, in accordance with the
signal being processed. The emitting device used in such a
system is positioned so that the radiation it emits strikes
a detector. The output of the detector is then transferred

15

20

25

to a processing circuit. In systems that use plural optical isolators, it is difficult, without the use of a complicated assembly, to prevent radiation emitted by one emitter device from striking other detectors located. Therefore, only one such detector, and hence only one optical isolation device, is usually used in a single package. Optical isolation has not been integrated with electronic components.

isolator on an integrated circuit. A magnetic signal isolator usually involves a magnetic sensor and a strap. The magnetic sensor may comprise one or more magnetoresistors, and the strap may comprise one or more straps. The strap is coupled to the input of the magnetic isolator and generates a magnetic field in response to an input signal. The magnetic sensor senses this magnetic field and produces an output signal as a function of the magnetic field. Accordingly, the strap receives an input signal from a first circuit operating at a first voltage level, and the magnetic sensor responds to the magnetic field by producing an output signal in a second circuit operating at a second voltage level, which may be either lower or higher than the first voltage level.

The magnetic sensors of known magnetic signal isolators unfortunately sense not only the magnetic field generated by the strap, but also external magnetic fields.

15

20

25

As a consequence, these external magnetic fields introduce an error into the output signal of the magnetic sensor. The present invention is directed to strap and magnetic sensor arrangement that is substantially immune to external magnetic fields.

Summary of the Invention

In accordance with one aspect of the present invention, an integrated signal isolator has first and second ends and comprises first and second isolator input terminals, first and second isolator output terminals, first and second power supply terminals, first, second, third, and fourth magnetoresistors, and an input strap. The first and second magnetoresistors are coupled to the first isolator output terminal, the second and third magnetoresistors are coupled to the first supply terminal, the third and fourth magnetoresistors are coupled to the second isolator output terminal, and the first and fourth magnetoresistors are coupled to the second supply terminal. The input strap has at least one turn coupled between the first and second isolator input terminals. The input strap is disposed with respect to the first, second, third, and fourth magnetoresistors so that a magnetic field is generated over two of the magnetoresistors in one direction, so that a magnetic field is generated over the other two of the

15

20

25

magnetoresistors in an opposite direction, and so that, when input current flows between the first and second isolator input terminals, a resistance of the first magnetoresistor tracks a resistance of the third magnetoresistor, and a resistance of the second magnetoresistor tracks a resistance of the fourth magnetoresistor.

In accordance with another aspect of the present invention, an integrated signal isolator has first and second ends and comprises first, second, third, and fourth magnetoresistors and an input strap. The first and second magnetoresistors are coupled to a first isolator output terminal, the second and third magnetoresistors are coupled to a first supply terminal, the third and fourth magnetoresistors are coupled to a second isolator output terminal, and the first and fourth magnetoresistors are coupled to a second supply terminal. Each of the first, second, third, and fourth magnetoresistors has a long dimension extending between the first and second ends. input strap has at least one turn coupled between first and second isolator input terminals. The at least one turn has a first portion running alongside two of the magnetoresistors and a second portion running alongside the other two magnetoresistors, and the at least one turn is arranged so that current supplied to the input strap flows through the first portion in a first direction between the

10

15

20

25

first and second ends and through the second portion in a second direction between the first and second ends. The first and second directions are substantially opposite to one another.

In accordance with still another aspect of the present invention, a method of isolating first and second circuits comprising: generating a first field across at least one magnetically responsive element, wherein the first field is generated in response to an isolator input signal from the first circuit; generating a second field across at least another magnetically responsive element, wherein the second field is generated in response to the isolator input signal from the first circuit, and wherein the first and second fields are substantially opposite to one another in direction; and, supplying an isolator output signal to the second circuit, wherein the isolator output signal is derived across the at least two magnetically responsive elements, and wherein the first and second fields are generated so that the isolator output signal is responsive to the isolator input signal that generates the first and second fields but not to an external field.

In accordance with still another aspect of the present invention, a method of making an integrated signal isolator having first and second ends comprises the following: forming first, second, third, and fourth

15

magnetoresistors in a first layer of an integrated structure so that the first and second magnetoresistors are substantially aligned along a first axis, so that the third and fourth magnetoresistors are substantially aliqued along a second axis, and so that the first axis is offset from and parallel to the second axis; coupling the first and second magnetoresistors to a first isolator output terminal; coupling the second and third magnetoresistors to a first supply terminal; coupling the third and fourth magnetoresistors to a second isolator output terminal; coupling the first and fourth magnetoresistors to a second supply terminal; forming an input strap in a second layer of the integrated structure so that the input strap, when receiving an input, generates a field across two of the first, second, third, and fourth magnetoresistors and an opposing field across the other two of the first, second, third, and fourth magnetoresistors; and, coupling the input strap between first and second isolator input terminals.

20 Brief Description of the Drawings

These and other features and advantages will become more apparent from a detailed consideration of the invention when taken in conjunction with the drawings in which:

Figure 1 illustrates an exemplary magnetic sensor that may be used in a magnetic signal isolator;

Figure 2 illustrates an integrated magnetic signal isolator according to one embodiment of the present

5 invention and incorporating the exemplary magnetic sensor illustrated in Figure 1;

Figure 3 is a cross section of the integrated magnetic signal isolator taken along line 3-3 of Figure 2;

Figure 4 illustrates an integrated magnetic signal isolator according to another embodiment of the present invention and incorporating the exemplary magnetic sensor illustrated in Figure 1; and,

Figure 5 is a cross section of the integrated magnetic signal isolator taken along line 5-5 of Figure 4.

15

20

25

10

Detailed Description

As shown in Figure 1, an integrated magnetic signal isolator 10 according to one embodiment of the present invention includes a magnetic sensor 12 having magnetoresistors 14, 16, 18, and 20. Each of the magnetoresistors 14, 16, 18, and 20 may comprise a corresponding thin film of a magnetically responsive material, such as Permalloy or a multilayer GMR film such as Co/Cu/Co. A junction 22 between the magnetoresistors 14 and 20 is coupled to a bridge voltage supply, and a junction 24

10

20

25

between the magnetoresistors 16 and 18 is coupled to a reference, such as ground, of the bridge voltage supply. A junction 26 between the magnetoresistors 14 and 16 and a junction 28 between the magnetoresistors 18 and 20 provide the output of the magnetic sensor 12. As can be seen from Figure 1, the magnetic sensor 12 is arranged as a Wheatstone bridge.

As shown in Figures 2 and 3, the magnetic sensor 12 is integrated with an input strap 30 and a set-reset coil 32 to form the integrated magnetic signal isolator 10. The integrated magnetic signal isolator 10 includes a semiconductor substrate 34 over which is formed a dielectric layer 36. The magnetoresistors 14, 16, 18, and 20, which may be provided as permalloy thin films having "barber poles" on the tops thereof, or as GMR multiplayer films, are formed over the dielectric layer 36, and a dielectric layer 38 is formed over the magnetoresistors 14, 16, 18, and 20. Each of the dielectric layers 36 and 38 may comprise, for example, silicon dioxide or silicon nitride.

Barber poles are individual conductors that are deposited at an angle across the magnetoresistive material forming the magnetoresistors. These barber poles cause current to flow at an angle through the magnetoresistors. Alternatively, a Barber-pole configuration may include alternating strips of magnetoresistive material (such as

permalloy) and conductive material. The dimensions of the strips and the dimensions and orientation of the conductive material may be varied to assist in providing the desired performance characteristics.

5 The input strap 30 includes at least one turn provided on the dielectric layer 38 above the magnetoresistors 14, 16, 18, and 20. With this arrangement, when the input signal is provided to the input strap 30, current flows through the input strap 30 along the 10 magnetoresistors 14 and 16 from an end 40 to an end 42 of the integrated magnetic signal isolator 10, and current flows through the input strap 30 along the magnetoresistors 18 and 20 from the end 42 to the end 40 of the integrated magnetic signal isolator 10, depending on the polarity of 15 the input signal. Thus, the current flows through the input strap 30 and along the magnetoresistors 14 and 16 in one direction, and current flows through the input strap 30 and along the magnetoresistors 18 and 20 in an opposite direction.

A dielectric layer 44 is formed over the input strap 30, and turns of metal are provided on the dielectric layer 44 so as to form the set-reset coil 32. The dielectric layer 44 may comprise, for example, silicon dioxide or silicon nitride. As shown in Figure 2, the turns of the reset coil 32 cross the magnetoresistors 14, 16, 18,

10

and 20 perpendicularly. Moreover, the turns of the setreset coil 32 are wound so that they cross the magnetoresistors 14, 16, 18, and 20 in the same orientation. With this arrangement, when the set-reset coil 32 receives a set-reset current pulse, the current that flows through the set-reset coil 32 above the magnetoresistors 14, 16, 18, and 20 flows in the same orientation. The current could be in an opposite direction for half of the bridge if the barber pole orientation is arranged differently. The set-reset pulse is usually provided before an input is provided to the input strap 30 in order to preset the magnetic moments of the magnetoresistors 14, 16, 18, and 20 in a predetermined direction. This predetermined direction is preferably perpendicular to the fields generated by the input strap 30.

By presetting the magnetic moments of each of the magnetoresistors 14, 16, 18, and 20 in the same predetermined orientation, the output provided by the magnetic sensor 12 in response to an input to the input strap 30 is predictable from measurement to measurement of the output of a circuit or sensor coupled to the input strap 30. Thus, the magnetic moments of each of the magnetoresistors 14, 16, 18, and 20 are consistently preset in the same predetermined orientation prior to each measurement.

10

15

20

If the set-reset pulse is applied to the set-reset coil 32 such that current enters terminal 46 and exits terminal 48, a magnetic field is generated having a direction that points from the end 40 to the end 42. If the input signal is applied to the input strap 30 such that current enters terminal 50 and exits terminal 52, a magnetic field is generated across the magnetoresistors 18 and 20 having a direction that points toward a side 54 of the integrated magnetic signal isolator 10. On the other hand, this same current generates a magnetic field across the magnetoresistors 14 and 16 having a direction that points toward a side 56 of the integrated magnetic signal isolator 10.

A dielectric layer 58 is formed over the set-reset coil 32. The dielectric layer 58 may comprise, for example, silicon dioxide or silicon nitride.

with the integrated magnetic signal isolator 10 shown in Figures 1-3, a uniform external magnetic field of any direction does not contribute to the output differential across output terminals 60 and 62 coupled to the junctions 26 and 28, respectively, because the voltages across the magnetoresistors 14 and 20 produced by the external magnetic field track one another as do the voltages across the magnetoresistors 16 and 18. Therefore, any change in the

25

external magnetic field produces voltage changes at the junctions 26 and 28 that are equal in magnitude and sign.

However, when an input current is applied to the input strap 30, this current generates a magnetic field across the magnetoresistors 14 and 16 that is opposite in direction to the magnetic field generated across the magnetoresistors 18 and 20. These oppositely oriented magnetic fields produce a differential output across the junctions 26 and 28.

Accordingly, a magnetic signal isolator is provided that has an integrated input strap and magnetic sensor and that produces an output that is substantially immune from a uniform external magnetic field of any direction.

According to the embodiment shown in Figures 4 and 5, the magnetic sensor 12 is integrated with an input strap 70 and a set-reset coil 72 to form the integrated magnetic signal isolator 10. The integrated magnetic signal isolator 10 includes a semiconductor substrate 74 over which is 20 formed a dielectric layer 76. The magnetoresistors 14, 16, 18, and 20, which may be provided as permalloy thin films having "barber poles" on the tops thereof, or as GMR multiplayer films, as described above, are formed over the dielectric layer 76, and a dielectric layer 78 is formed

over the magnetoresistors 14, 16, 18, and 20.

The input strap 70 comprises a plurality of turns of metal on the dielectric layer 78. As shown in Figure 4, the elongated portions of the turns of the input strap 70 run parallel to the elongated portions of the

- 5 magnetoresistors 14, 16, 18, and 20. Moreover, the elongated portions of the turns of the input strap 70 extend over the dielectric layer 78 and beyond the magnetoresistors 14, 16, 18, and 20. Metal traces 80 and 82 are coupled to respective ends of the input strap 70.
- 10 With this arrangement, when the input signal is provided to the metal traces 80 and 82, current flows through the input strap 70 along the magnetoresistors 14 and 16 from an end 84 to an end 86 of the integrated magnetic signal isolator 10, and current flows through the input strap 70 along the magnetoresistors 18 and 20 from the end 86 to the end 84 of the integrated magnetic signal isolator 10, depending on the polarity of the input signal. Thus, the current flows through the input strap 70 and along the magnetoresistors 14 and 16 in one direction, and current
- 20 flows through the input strap 70 and along the magnetoresistors 18 and 20 in an opposite direction.

A dielectric layer 88 is formed over the input strap 70, and turns of metal are provided on the dielectric layer 88 so as to form the set-reset coil 72. As shown in Figure 4, the elongated portions of the turns of the reset

coil 72 run perpendicularly to the elongated portions of the magnetoresistors 14, 16, 18, and 20. Moreover, the elongated portions of the turns of the set-reset coil 72 extend over the dielectric layer 88 and beyond the

- 5 magnetoresistors 14, 16, 18, and 20. Furthermore, the turns of the set-reset coil 72 that are over the magnetoresistors 14 and 20 are wound in a clockwise direction, and the turns of the set-reset coil 72 that are over the magnetoresistors 16 and 18 are wound in a counterclockwise direction,
- assuming current enters the set-reset coil 72 through a metal trace 90 and exits the set-reset coil 72 through a metal trace 92. The metal traces 90 and 92 are coupled to respective ends of the set-reset coil 72.

With this arrangement, when the metal traces 90

15 and 92 of the set-reset coil 72 receive a set-reset input,
the current that flows through the portion of the set-reset
coil 72 above the magnetoresistors 16 and 18 flows in a
direction from the magnetoresistor 16 to the magnetoresistor
18, and the current that flows through the portion of the
20 set-reset coil 72 above the magnetoresistors 14 and 20 flows
in a direction from the magnetoresistor 14 to the
magnetoresistor 20, depending on the polarity of the setreset pulse.

If the set-reset pulse is applied to the metal traces 90 and 92 such that current enters the set-reset coil

72 at the metal trace 90 and exits the set-reset coil 72 at the metal trace 92, a magnetic field is generated having a direction that points from the end 86 to the end 84. input signal is applied to the metal traces 80 and 82 such 5 that current enters the input strap 70 at the metal trace 80 and exits the input strap 70 at the metal trace 82, a magnetic field is generated across the magnetoresistors 18 and 20 having a direction that points toward a side 96 of the integrated magnetic signal isolator 10. On the other hand, this same current generates a magnetic field across the magnetoresistors 14 and 16 having a direction that points toward a side 94 of the integrated magnetic signal isolator 10.

A dielectric layer 98 is formed over the set-reset 15 coil 72.

With the integrated magnetic signal isolator 10 shown in Figures 1, 4, and 5, a uniform external magnetic field of any direction does not contribute to the output differential across metal traces 100 and 102 coupled to the 20 junctions 26 and 28, respectively, because the voltages across the magnetoresistors 14 and 20 produced by the external magnetic field track one another as do the voltages across the magnetoresistors 16 and 18. Therefore, any change in the external magnetic field produces voltage

15

20

changes at the junctions 26 and 28 that are equal in magnitude and sign.

However, when an input current is applied to the input strap 70, this current generates a magnetic field across the magnetoresistors 14 and 16 that is opposite in direction to the magnetic field generated across the magnetoresistors 18 and 20. These oppositely oriented magnetic fields produce a differential output across the junctions 26 and 28.

Accordingly, a magnetic signal isolator is provided that has an integrated input strap and magnetic sensor and that produces an output that is substantially immune from a uniform external magnetic field of any direction.

As shown in Figure 4, the magnetoresistor 14 has a plurality of elongated portions 104 coupled end-to-end to form a serpentine structure. The elongated portions 104 of the magnetoresistor 14 are parallel to an axis extending between the ends 84 and 86. Each of the other magnetoresistors 16, 18, and 20 has a similar construction. Moreover, the first and second magnetoresistors 14 and 16 are aligned along a first axis that extends between the ends 84 and 86, and the third and fourth magnetoresistors 18 and

20 are aligned along a second axis that extends between the

ends 84 and 86. These first and second axes are parallel to and offset from one another.

Modifications of the present invention will occur to those practicing in the art of the present invention.

For example, the magnetic fields that are generated by the input straps 30,70 across the magnetoresistors 14 and 16 is opposite in direction to the magnetic fields that are generated by the input straps 30,70 across the magnetoresistors 18 and 20. However, opposing fields could 10 be applied to any combination of the magnetoresistors 14, 16, 18, and 20 by suitable re-arrangement of the input straps 30,70 and the set/reset coil. Thus, the magnetic fields that are generated by the input straps 30,70 across the magnetoresistors 14 and 18 may be opposite in direction to the magnetic field that are generated by the input straps 30,70 across the magnetoresistors 16 and 20, or the magnetic fields that are generated by the input straps 30,70 across the magnetoresistors 14 and 20 may be opposite in direction to the magnetic fields that are generated by the input straps 30,70 across the magnetoresistors 16 and 18. By 20 suitable altering the barber poles orientation and the set/reset direction in the AMR film and altering the pinning layer and free layer magnetization directions in the GMR films in the magnetoresistors 14, 16, 18, and 20, the output

across the junctions 26 and 28 will track the current

10

15

through the input strap 30. Accordingly, the configuration of the barber poles orientation in the AMR films relative to the set/reset direction and configuration of the input strap/magnetoresistor relationship must be such that the change in resistance of the magnetoresistor 14 tracks the change in resistance of the magnetoresistor 18, and such that the change in resistance of the magnetoresistor 16 tracks the change in resistance of the magnetoresistor 20.

Accordingly, the description of the present invention is to be construed as illustrative only and is for the purpose of teaching those skilled in the art the best mode of carrying out the invention. The details may be varied substantially without departing from the spirit of the invention, and the exclusive use of all modifications which are within the scope of the appended claims is reserved.

WE CLAIM:

1	1. An integrated signal isolator having first
2	and second ends, wherein the integrated signal isolator
3	comprises:
4	first and second isolator input terminals;
5	first and second isolator output terminals;
6	first and second power supply terminals;
7	first, second, third, and fourth magnetoresistors,
8	wherein the first and second magnetoresistors are coupled to
9	the first isolator output terminal, wherein the second and
0	third magnetoresistors are coupled to the first supply
1	terminal, wherein the third and fourth magnetoresistors are
12	coupled to the second isolator output terminal, and wherein
13	the first and fourth magnetoresistors are coupled to the
14	second supply terminal; and,
15	an input strap having at least one turn coupled
16	between the first and second isolator input terminals,
17	wherein the input strap is disposed with respect to the
18	first, second, third, and fourth magnetoresistors so that a
19	magnetic field is generated over two of the magnetoresistors
20	in one direction, so that a magnetic field is generated over
21	the other two of the magnetoresistors in an opposite
22	direction, and so that, when input current flows between the
23	first and second isolator input terminals, a resistance of

- 24 the first magnetoresistor tracks a resistance of the third
- 25 magnetoresistor, and a resistance of the second
- 26 magnetoresistor tracks a resistance of the fourth
- 27 magnetoresistor.
- 1 2. The integrated signal isolator of claim 1
- 2 wherein the at least one turn of the input strap is disposed
- 3 with respect to the first, second, third, and fourth
- 4 magnetoresistors so that, when input current flows between
- 5 the first and second isolator input terminals, a first field
- 6 is generated across the set/reset direction and two of the
- 7 first, second, third, and fourth magnetoresistors and a
- 8 second field is generated across the other two of the first,
- 9 second, third, and fourth magnetoresistors and so that the
- 10 first and second fields point in substantially opposite
- 11 directions thereby producing an output across the first and
- 12 second isolator output terminals commensurate with the input
- 13 current.
- The integrated signal isolator of claim 1
- 2 wherein the input strap includes a plurality of turns.

12

13

1 The integrated signal isolator of claim 3 2 wherein each of the first, second, third, and fourth 3 magnetoresistors comprises a serpentine structure having a 4 plurality of elongated magnetoresistive portions coupled 5 end-to-end, wherein the elongated portions of two of the 6 magnetoresistors are position near and in parallel to a 7 first elongated portion of each of the turns of the input 8 strap, wherein the elongated portions of the other two 9 magnetoresistors are position near and in parallel to a 10 second elongated portion of each of the turns of the input

strap, and wherein the first elongated portions of the turns

of the input strap are parallel to the second elongated

portions of the turns of the input strap.

1 The integrated signal isolator of claim 3 wherein each of the first, second, third, and fourth 2 3 magnetoresistors comprises a serpentine structure having a 4 plurality of elongated magnetoresistive portions coupled 5 end-to-end, wherein the elongated portions of the first and 6 second magnetoresistors are position near and in parallel to 7 a first elongated portion of each of the turns of the input 8 strap, wherein the elongated portions of the third and 9 fourth magnetoresistors are position near and in parallel to a second elongated portion of each of the turns of the input 10 strap, and wherein the first elongated portions of the turns 11

- 12 of the input strap are parallel to the second elongated
- 13 portions of the turns of the input strap.
- 1 6. The integrated signal isolator of claim 1
- 2 wherein the first, second, third, and fourth
- 3 magnetoresistors are in a first layer, wherein the input
- 4 strap is in a second layer, and wherein the first and second
- 5 layers are separate layers.
- 1 7. The integrated signal isolator of claim 6
- 2 further comprising a dielectric between the input strap and
- 3 the first, second, third, and fourth magnetoresistors.
- 1 8. The integrated signal isolator of claim 7
- 2 wherein the dielectric is a first dielectric, wherein the
- 3 integrated signal isolator further comprises a second
- 4 dielectric over the input strap, and wherein the first,
- 5 second, third, and fourth magnetoresistors are formed over a
- 6 substrate and under the first dielectric.
- 1 9. The integrated signal isolator of claim 1
- 2 further comprising a set-reset coil having a plurality of
- 3 clockwise turns and a plurality of counterclockwise turns,
- 4 wherein each clockwise turn of the set-reset coil has a
- 5 portion running across the first and fourth

- 6 magnetoresistors, wherein each counterclockwise turn of the
- 7 set-reset coil has a portion running across the second and
- 8 third magnetoresistors, and wherein the clockwise and
- 9 counterclockwise turns are arranged so that current supplied
- $10\,$ to the set-reset coil flows through the portions of each of
- 11 the clockwise and counterclockwise turns in the same
- 12 direction.
- 1 10. The integrated signal isolator of claim 1
- 2 further comprising a set-reset coil having a plurality of
- 3 turns disposed with respect to the first, second, third, and
- 4 fourth magnetoresistors so that the set-reset coil generates
- 5 a magnetic field across the first, second, third, and fourth
- 6 magnetoresistors in the same direction.
- 1 11. An integrated signal isolator having first
- 2 and second ends, wherein the integrated signal isolator
- 3 comprises:
- first, second, third, and fourth magnetoresistors,
- 5 wherein the first and second magnetoresistors are coupled to
- 6 a first isolator output terminal, wherein the second and
- 7 third magnetoresistors are coupled to a first supply
- 8 terminal, wherein the third and fourth magnetoresistors are
- 9 coupled to a second isolator output terminal, and wherein

- 10 the first and fourth magnetoresistors are coupled to a
- 11 second supply terminal; and,
- an input strap having at least one turn coupled
- 13 between first and second isolator input terminals, wherein
- 14 the least one turn has a first portion running alongside two
- 15 of the magnetoresistors and a second portion running
- 16 alongside the other two magnetoresistors, wherein the at
- 17 least one turn is arranged so that current supplied to the
- 18 input strap flows through the first portion in a first
- 19 direction between the first and second ends and through the
- 20 second portion in a second direction between the first and
- 21 second ends, and wherein the first and second directions are
- 22 substantially opposite to one another.
 - 1 12. The integrated signal isolator of claim 11
- 2 wherein the input strap includes a plurality of turns.
- 1 13. The integrated signal isolator of claim 11
- 2 wherein the first, second, third, and fourth
- 3 magnetoresistors are in a first layer, wherein the input
- 4 strap is in a second layer, and wherein the first and second
- 5 layers are separate layers.

- 1 14. The integrated signal isolator of claim 11
- 2 further comprising a dielectric between the input strap and
- 3 the first, second, third, and fourth magnetoresistors.
- 1 15. The integrated signal isolator of claim 14
- 2 wherein the dielectric is a first dielectric, wherein the
- 3 integrated signal isolator further comprises a second
- 4 dielectric over the input strap, and wherein the first,
- 5 second, third, and fourth magnetoresistors are formed over a
- 6 substrate and under the input strap.
- 1 16. The integrated signal isolator of claim 11
- 2 further comprising a set-reset coil having a plurality of
- 3 clockwise turns and a plurality of counterclockwise turns,
- 4 wherein each clockwise turn of the set-reset coil has a
- 5 portion running across the first and fourth
- 6 magnetoresistors, wherein each counterclockwise turn of the
- 7 set-reset coil has a portion running across the second and
- 8 third magnetoresistors, and wherein the clockwise and
- 9 counterclockwise turns are arranged so that current supplied
- 10 to the set-reset coil flows through the portions of each of
- 11 the clockwise and counterclockwise turns in the same
- 12 direction.

- 1 17. The integrated signal isolator of claim 11
- 2 further comprising a set-reset coil having a plurality of
- 3 turns disposed with respect to the first, second, third, and
- 4 fourth magnetoresistors so that the set-reset coil generates
- 5 a magnetic field across the first, second, third, and fourth
- 6 magnetoresistors in the same direction.
- 1 18. A method of isolating first and second
- 2 circuits comprising:
- 3 generating a first field across at least one
- 4 magnetically responsive element, wherein the first field is
- 5 generated in response to an isolator input signal from the
- 6 first circuit;
- 7 generating a second field across at least another
- 8 magnetically responsive element, wherein the second field is
- 9 generated in response to the isolator input signal from the
- 10 first circuit, and wherein the first and second fields are
- 11 substantially opposite to one another in direction; and,
- 12 supplying an isolator output signal to the second
- 13 circuit, wherein the isolator output signal is derived
- 14 across the at least two magnetically responsive elements,
- 15 and wherein the first and second fields are generated so
- 16 that the isolator output signal is responsive to the
- 17 isolator input signal that generates the first and second
- 18 fields but not to an external field.

- 19. The method of claim 18 wherein the first
- 2 field is generated across the first and second magnetically
- 3 responsive elements and the second field is generated across
- 4 third and fourth magnetically responsive elements, wherein
- 5 the first and second magnetically responsive elements are
- 6 coupled to a first isolator output terminal, wherein the
- 7 second and third magnetically responsive elements are
- 8 coupled to a first supply terminal, wherein the third and
- 9 fourth magnetically responsive elements are coupled to a
- 10 second isolator output terminal, and wherein the first and
- 11 fourth magnetically responsive elements are coupled to a
- 12 second supply terminal.
- 1 20. The method of claim 18 wherein the first
- 2 field is generated across the first and third magnetically
- 3 responsive resistors and the second field is generated
- 4 across second and fourth magnetically responsive resistors,
- 5 wherein the first and second magnetically responsive
- 6 elements are coupled to a first isolator output terminal,
- 7 wherein the second and third magnetically responsive
- 8 elements are coupled to a first supply terminal, wherein the
- 9 third and fourth magnetically responsive elements are
- 10 coupled to a second isolator output terminal, and wherein

- 11 the first and fourth magnetically responsive elements are
- 12 coupled to a second supply terminal.
- 1 21. The method of claim 18 wherein the first
- 2 field is generated across the first and fourth magnetically
- 3 responsive resistors and the second field is generated
- 4 across second and third magnetically responsive resistors,
- 5 wherein the first and second magnetically responsive
- 6 elements are coupled to a first isolator output terminal,
- 7 wherein the second and third magnetically responsive
- 8 elements are coupled to a first supply terminal, wherein the
- 9 third and fourth magnetically responsive elements are
- 10 coupled to a second isolator output terminal, and wherein
- 11 the first and fourth magnetically responsive elements are
- 12 coupled to a second supply terminal.
- 1 22. The method of claim 18 further comprising
- 2 setting the magnetic moments of the at least two
- 3 magnetically responsive elements in the same direction.
- 1 23. The method of claim 22 wherein the moment
- 2 direction is substantially perpendicular to the first and
- 3 second fields.


- 1 24. The method of claim 23 wherein the setting of
- 2 the magnetic moments is momentary.
- 1 25. The method of claim 24 wherein the setting of
- 2 the magnetic moments comprises setting the magnetic moments
- 3 prior to generating the first and second fields.
- 1 26. A method of making an integrated signal
- 2 isolator having first and second ends comprising:
- forming first, second, third, and fourth
- 4 magnetoresistors in a first layer of an integrated structure
- 5 so that the first and second magnetoresistors are
- 6 substantially aligned along a first axis, so that the third
- 7 and fourth magnetoresistors are substantially aligned along
- 8 a second axis, and so that the first axis is offset from and
- 9 parallel to the second axis;
- 10 coupling the first and second magnetoresistors to
- 11 a first isolator output terminal;
- 12 coupling the second and third magnetoresistors to
- 13 a first supply terminal;
- 14 coupling the third and fourth magnetoresistors to
- 15 a second isolator output terminal;
- 16 coupling the first and fourth magnetoresistors to
- 17 a second supply terminal;


- 18 forming an input strap in a second layer of the
- 19 integrated structure so that the input strap, when receiving
- 20 an input, generates a field across two of the first, second,
- 21 third, and fourth magnetoresistors and an opposing field
- across the other two of the first, second, third, and fourth
- 23 magnetoresistors; and,
- coupling the input strap between first and second
- 25 isolator input terminals.
- 1 27. The method of claim 26 wherein the each of
- 2 the first, second, third, and fourth magnetoresistors
- 3 comprises a corresponding serpentine structure.
- 1 28. The method of claim 26 further comprising
- 2 forming a dielectric between the input strap and the first,
- 3 second, third, and fourth magnetoresistors.
- 1 29. The method of claim 26 further comprising
- 2 forming a set-reset coil in a third layer of the integrated
- 3 structure.
- 1 30. The method of claim 29 wherein the second
- 2 layer is between the first and third layers.

10

ABSTRACT

An integrated signal isolator is provided to isolate first and second circuits. First, second, third, and fourth magnetoresistors of the isolator are coupled together so as to form a Wheatstone bridge. The first second, third, and fourth magnetoresistors are arranged so that the Wheatstone bridge is immune to uniform external magnetic fields having any direction. An input strap generates magnetic fields across the first, second, third and fourth magnetoresistors in response to a signal from the first circuit so that the Wheatstone bridge provides an output to the second circuit that is commensurate with the signal from the first circuit.









FIG. 4



Attorney Docket No.: H0002254

DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

INTEGRATED MAGNETIC FIELD STRAP FOR SIGNAL ISOLATOR

	The specification of which					
(check one)	X is attach was fil Application Se and was amend (if applicable)	1 1		as		
I here specification,	by state that I hincluding the cl	nave reviewed and aims, as amended	l understand the con by any amendment r	atents of the eferred to ab	above-identi: ove.	fied
	I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).*					
I hereby claim foreign priority benefits under Title 35, United States Code §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:						
Prior Foreign	Application(s)			P	riority Clain	ied
Prior Foreign (Number)	Application(s)	(Country)	(Day/Month/Year I			ned No
(Number) I herekapplication(s) application is first paragraph information as	by claim the beau listed below a not disclosed in of Title 35, Urstellie defined in Title	nefit under Title 3 and, insofar as the prior United nited States Code of 37, Code of Federal and the states are stated.	(Day/Month/Year I 5, United States Code e subject matter of States application in §112, I acknowledge eral Regulations §1.5 national or PCT int	Filed) le §120 of an each of the the manner the duty to 66(a) which o	Yes The claims of provided by disclose mate courred between	No ates this the rial een

I hereby appoint all attorneys associated with Honeywell Customer No. 000128 and all attorneys associated with Schiff Hardin & Waite Customer No. 26574 to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith. Address all telephone calls to Dennis C. Bremer at telephone number (612) 951-6145.

Address all correspondence to Honeywell Customer No. 000128.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of First Inventor	Hong WAN
Inventor's Signature	Hay Wu
Date 1/08/2N	2
Residence	8702 Pineview Lane, Maple Grove, MN 55369
Citizenship	USA
Full Name of Second Invento	pr
Date	
Residence	
Citizenship	
Residence	
Citizenship	

- *Title 37, Code of Federal Regulations §1.56:
- (a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is canceled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclose all

information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§ 1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:

- (1) Prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) The closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.
- (b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and
 - (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
 - (2) It refutes, or is inconsistent with, a position the applicant takes in:
 - (i) Opposing an argument of unpatentability relied on by the Office, or
 - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

- (c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:
 - (1) Each inventor named in the application;
 - (2) Each attorney or agent who prepares or prosecutes the application; and
 - (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.
- (d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.